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SYMBOLS
f	 frequency, Hz
j	 imaginary operator,
k	 ratio of sample period to frequency analyzer step period
s	 Laplace variable
T	 computer step size and sample period, sec
T 10	 time lag of input/output operation, sec
X(s)	 Laplace transform of continuous variable
X*(s) Laplace transform of sampled variable
T	 time constant of first-order system, sec-1
phase, radian
me	 difference between predicted and observed phase, deg
W	 frequency = 2nf, rad/sec
Subscripts
FA	 frequency analyzer
F1	 low pass filter
F2	 pure time lag "filter"
DAC	 digital-to-analog converter
Pre	 analog prefilter of ADC
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A TIME LAG STUDY OF THE VERTICAL MOTION SIMULATOR COMPUTER SYSTEM
William B. Cleveland
Ames Research Center
SUMMARY
A study was performed to evaluate an experimental method to determine
time lags In real-time computer systems as the one associated with the Vertical
Motion Simulator at Ames Research Center. The approach was to use an ordinary
frequency analyzer to measure the phase difference between inputs and outputs
of the computer system. :l , e various elements of the program and computational
architecture were modele_. Various factors, such as computer frame time and
input frequency, were varied so that they were representative of the opera-
tional use of the simulator facilities. Experimentally determined results
were compared with predictions derived from the simulation models. The results
indicate that the frequency analyzer c.n be readil, used to evaluate time lags
in s ystems of this t y pe. Differences between predicted and aneasured phase
val,,es indicate that the hardware and software imparts a time lag of about
5 m5ec to this facility.
INTRODUCTION
The effect of tht , computer s y stem on the results of simulations has many
facets and has beer, the subject of man y investigations. The results call
affected b y the quality of the modeling of the system, by the method of dis-
crvte implementation of continuous models, by the quality of the programming
technique, and by the hardware configuration of the computer system together
with its input/output (I0) system. This investigation addresses itself to an
analysis of the computer and IO system associated with the Vertical Motion
Simulator at Ames Research Canter. This simtlator, because of its large ver-
tical travel of *10 m, is attractive to researchers and program managers
interested in the performance of helicopters and modern vertical and short
takeoff and landing (V/STOL) aircraft. Simulation of these vehicles is more
difficult than that of other aircraft, especially transport aircraft, because
of the size of the aircraft model and, more importantly, the higher natural
frequencies of bath the aircraft and their associated control systems. 'rile
combination of size and frequenc y requires that a large amount of computation
be performed within a short time period. Therefore, it becomes important tk
rid the simulation of unnecessary time lags since time lags lia, ,e a destabiliz-
ing effect on simulations of aircraft often already burdened with stability
problems.
The VMS computer system consists of two computers and an IO system.
Because of the number and location of the flight simulators (and computer
facilities) at Ames, a policy of associating a small computer with the simu-
lator is evolving. The "host" or large computer that solves the .aircraft's
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(a) What is the minimum turnaround time in the system? In other words,
if the ADC samples a signal that is then used in the digital computer somehow
and then is output via a DAC, what is the minimum time to perform this?
(b) Are there anv unknown time lags in the system? When one models the
system and the contents of digital simulation, one has the means to predict
the time lags. Do theoretical and actual results agree?
(c) Are there simple means to measure the time lags in the digital simu-
lation? The answer to this question, in general, is "no" if one is interested
in measuring the time lags of the blocks such as those in figure 1. These
timings are merely incidental information for the systems analysis of interest
	
anyway. However, one call 	 a frequency analyzer to mea sure the total phase
difference between the ADC's input an,1 the DAC's output. This phase can be
interpreted as total system time lag.
These questions form the background for the general objective of the
investigation which was to determine if a frequency analyzer can be used
experimentally to provide verification or validation for a simulation Computer
configuration.
Approach
Thr method of satisfying the objectives consisted of comparing experi-
mental and theoretical results. Figure 2 illustrates the major elements for
which linear models were derived. In the case of the "computer program,"
simple linear systems were selected for ease of operation as well as for
clarity of interpreting results; in particular, a one-T delay was employed
as one of the cases.
ADC SYSTEM
COMPUTER
	
FREQUENCY
	 SYSTEMS
	
ANALYZER
	 AND
PROGRAM
DAC SYSTEM
GAIN	 PHASE
Figure 2.- Frequency analyzer technique for determination
of system time lags.
3
DESCRIPTION OF FACIl.ITY 
The facility of interest is th computer nd 10 a •• ociated with th 
Vertical Hoti n Simulator (VMS) t Arne. The capabilities of the simul t r 
are de crib d in r f ren 2. Within thi section. the computer and 10 hard-
war and softw rare describ d to the ext nt that the models needed for the 
analysis may b deriv d. 
Th 
Th 
bt 
with 
th 
minimi z 
put r p 
Tid 1 
t Arne • 
d t 
1 
r 
nd 
.Jnt 
qu n 
Comput rand lOOp ration 
f th comput r and TO systems ar th m thad 
pro es. 'fh ADCs f the 10 cti n 
op rate ynchron usly. Whil th 
ren 3, it is us ful t utlin 
ind vidual cir uit b f r 
function ). 
Th cantrall r r 
r than 16 ADCs d d for th 
rd t th 10 
nd 
th t, in peri d, th 
ADC input fr m that am p 
proc s c ntr 1 ppli tions i 
c ntrol 1 w th t .ont in 1 ad ar 
output th DACs as n 
r ntr c leul ted in th 
p r t10n much th m~ th ADC-DAC- omput 
of 10 nd mput 1 not u d 1n th imul t1 n 
f 
run 
f 
ir uit 
in 
t 
m 
ndin that the individu 1 timing 
PDP, fr m th PDP to th ho t, n t nt 
vi w. S th input is s d by th 
nd th utput i nv rt d by th 
, wh t w nt n in th omput r y t m t m k 1 
t th ub qu nt 
1 happ n i n t 
4 
1 2 3
ADC DAC "COMPUTE" ADC DAC
TIO
T
1. ADC VALUES ARE OBTAINED WITHIN 0.8 msec IN ADVANCE
OF THE CLOCK PULSE. THE LOCAL COMPUTER OBTAINS
THE ADC DATA FROM THE iiO SYSTEM AND SENDS IT TO
THE HOS T COMPUTER AS INPUTS TO THE SIMULATION
EQUATIONS.
2. THE LOCAL COMPUTER LOADS AND INITIATES THE DAC
CONVERSION IN THE 1/0 SYSTEM.
3. THE HOST COMPUTER SOLVES THE EQUATIONS THEN
OUTPUTS TO THE LOCAL COMPUTER WHICH READIES
THE DAC DATA FOR THE NEXT CYCLE.
Figure 3.- "Iiming and functional description of control cycle.
important. Naturally, minimizing the "overhead" time required by all the sys-
tems to operate is important so that the simulation computing time will be
sufficient; it is advantageous to minimize T to maximize accuracy of the
simulation.
System Models
The system ma y be broken into the four components shown in figure 2,
that is, the ADCs, the computer, the DACs, and the frequency anal yzer. The
model of each component contributes to the understanding of the system.
ADC mode Z- The ADC model has two parts of interest: the ADC prefilter
and the ADC itself. The prefilter was included in the VMS I0 system to f:: :r
out 60-Hz noise; its corner frequency is set to 20 Hz for this purpose. The
filter may be switched in or out of the system as desired. The phase of tht
filter for input frequency w below the corner frequencv w o is
mpre - -w/40 r ,	 w < Wo
From this, the equivalent pure time lag may be calculated as
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Figure 3.- Timing and functional description of control cycle.
important. Naturally, minimizing the "overhead" time required by all the sys-
tems to operate is important so that the simulation computing time will he
sufficient; it is advantageous to minimize T to maximize accuracy of Lhc
simulation.
System Models
The system mav_ be broken into the four components shown in figure 2,
that is, the ADCs, the computer, the DACs, and the frequency analyzer. Tile
model of each component contributes to the understanding of the system.
A.?l' Pnodel- The ADC model has two parts of interest: the ADC prefilter
and the ADC itself. The prefilter was included in the VMS I0 system to I'. _r
out 60-Hz noise; its corner frequency is set to 20 Hz for this purpose. The
filter may be switched in or out of the system as desired. The phase of tht
filter for input frequency w below the corner frequencv w o is
mpre ' -w /40r ,	 w < Wo
From this, the equivalent pure time lag may be calculated as
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Tpre - -Opre /w - 1/40r - 0.008 sec
Thus filtering [lie high frequencies on the input results in a pure time lag
of 8 msec.
The ADC converter model shown in figure 4 is made up of time delay plus
a sampler operating at the rate of one sample for ever y , eriod of T seconds.
The sampler is the standard representation of an ADC, but the addition of the
time lag of T I,) seconds is not. The lag is introduced for two reasons. One
reason is that the 0.8-msec period for sampling 16 ADCs is extended by the
K^
	
	
actual data transfer process from the ADC microcomputer to the PDP computer.
If the sampling rate T is 40 msec, 50 conversions of the 16 ADCs have
occurred every time the PDP computer "samples" the ADC unit. Since the PDP
may sample at any point in the ADC's operation, it is possible that the con-
verted ADC data in the microcomputer ma y
 be as much as 0.8 msec old, exactly
in synchronization, ur somewhere in between. An average time lag of 0.4 msec
in the ADC is a reasonable assumption.
PREFILTER
w o = 40r
10'K.; o
s4 + 10t. o$3 + 45w osZ + 105,. 3s + 105Wo
ADC
-0 xlsl	 x•Is ►
esT10
Q	 T
Figure 4.- ADC system model containing a fourth-order
Bessel filter and conversion model.
the time it takes the PDP
to the Si-ma computer in
the RIOU. This time has
no timing has been per-
time delay of TI O is
mined from the differences
The second portion of the IO time lag is due to
to receive the ADC data from the RIOU and send it on
addition to the output data transfer from the PDP to
been estimated to be on the order of 3 to 4 msec but
formed. Since timing data are not available, a pure
assumed to be present with its magnitude to be deter,.
between experimental and theoretical timing.
The model of the sampler itself may be obtained from reference 4:
X*(s) = T L X(s - jn2n/T)
n-m
In this experiment, the repeating spectra generated by the sampler have no
effect on the experimental results. Although they are the source of the
of
	
effect in a DAC's output, it if shown in the appendix that, given
a frequency analyzer that operates on the basis of forming Fourier series
coefficients, the repeating spectra have nu effect on the coefficients when
6
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the ratio of the sampling frequency to the input frequency being anal.vzed
divides evenly into 200. This condition was observed in the experimental
setup. Thus the ADC model may be simplified to
X*(s) . T X(s)
Computer model- From the considerations discussed in the section on com-
puter and I0 operation, no model is required of the computer hardware itself.
What is needed is the model of the computations performed. Two different
d ynamical models were simulated for the test — one a first-order system of
unity gain and time constant T, and the second, a pure time lag of T seconds.
Tile first-order system was mechanized using the zero-order hold method
resulting in the theoretical phase:
1F1 = tan-1
-sin wT
cos wT - exp(T/T)
The pure lag system produces the phase:
OF2 s -wT
Both filters were run under the Ames software (described in .efs. 4 ind
5), in which portions of the calculations may run at speeds that are fractions
of the basic or nominal speed. For this test, both filters were simulated
using periods T and 2T. The effect of operating the software at the slower
speed, equivalent to a period of 2T, is to place a sampler in the "slow" path
which, in effect, performs the function of an ADC running at period 2T. The
computations produce a new result every 2T seconds which effectivel y makes
the DACs operate at a period of 2T aiso.
When the experimental tests are conducted, representations of both fil-
ters are operating at both fast and slow speeds; thus, there are four computer
model cases.
LAS' model- The digital-to-analog converters are conventional zero-order
hold devices. Like the ADCs, the DACs are packed 16 to a circuit board. Fig-
ure 3 illustrates the timing in which the PDP computer loads buffers of the
DAC circuit and initiates the actual conversion. Since the I0 lag was dis-
cussed in the ADC section, the DAC operation ma y be modeled in thr conventional
manner. The phase relationship for the zero-order hold DAC (taken from i.t. 6)
is
ODAC ' -WT/2
This phase is interesting sine :t is half the phase of a cure time delay
of T seconds, givi p g rise to a rule of thumb that a DAC is equivalent to a
T/^ delay. This is always true for the phase characteristics. The gain
characteristics, however, depend on input frequency, but this is an appro-
priate approximation for ;mall T.
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Frequency analyzer- The frequenc y analyzer used was a Schlumberger
model 1170. Its sine wave frequency generator provided the input to the ADC.
In addition, the analyzer used this input as well as the DAC's output to
determine the Rain and phase differences between the two. The appendix gives
some insight into how the analyzer works in theor y , but the important thing
from the system test point of view is the method by which the input sine wave
is represented and its interaction with the ADC sampling. Basicall y_, the
Schlumberger unit generates a sine wave in a discrete formulation. Two hun-
dred discrete levels are used for every cycle. Thus the frequency generator
effectivel y operates as though a continuous sine wave had been sampled, then
as output through a zero-order hold device.
The ADC sampling the "discrete" sine wave is not synchronized in any way
with the sampling rate of the frequency anal y zer. This brings up two impor-
tant considerations: the ratio of the sample-hold frequency of the analyzer
to that of the ADC -nd the observation that the ADC is, in effect, sampling a
step input at each sample point.
it was originally thought that the frequency -3tio should be an integer
such as 10 or 20 merely for converience and to ensure that the sampling fre-
quency did not violate the Nyquist criterion of being less than twice that of
the input. However, the appendix shows that anv spectrum generated by the
ADC has no effect on the frequency analyzer operation when the frequenc y ratio
divides evenl y into 200. This leads to an operational requirement to change
the input frequencv when the sample rate of the computing system is varied.
We let k - T/T FA and note that TFA - 1/(200f), then f - k/(200T).
This relationship specifies the input test frequency when k and T have been
specified. The parameter k has the requirements that it divide integrally
into 200 and that it be smaller than 100 to avoid violation of the Nyquist
criterion.
The fact that the sine wave is composed of 200 steps leads to a statisti-
cal phase model of the interaction of the ADC and frequency generator. Fig-
ure 5 illustrates a typical ADC sample of the input a, some random point in
the hold period, T FA , of the wave. Since the ADC sample may occur at any timr
in the period, a uniform distribution of pure time delays between 0 and TFA
is expected. The mean dela y is TFA /2. In terms of phase, the mean is
IFA - 0200 radians
- 0.9°
EXPERIMENTAL MATRIX
Using the elements of the fact . • y ai.d program as described here, the
experimentation was designed to be r "a in a manner akin to normal operational
practices, that is, the values of T were representative, the software was
that which is normally used, etc. The factors of the stud; were the step
8
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Figure 5.- Time delay due to frequenc y analyzer
and ADC interaction.
size T, input frequency f, the particular digital falter (hare delay or
first-order lag), and the presence or absence of the ADC prefilter. Table 1
illustrates these factors.
TABLF. I.- EXPERIMENTAL FACTOFS
Step size, T	 40, 50 msec
Frequency, f	 1, 1.25, 2, 2.5 iiz
Filter type	 a-sT, 1/(TS + 1)
ADC prefilter	 In, Out
50 msec in Lite faster calcu-
By letting k - 10 and 20,
tit argue that k and not f
selected first, the valet"
suffice as the variable
The step size T was specified to be 40 and
lation loop (80 and 100 %sec in the slower loop).
the frequency test values were obtained. One migl
is the factor; however, if the frequenc y had been
of k would follow. It appears that either will
factor.
Care was taken with the first-order filter to ensure some consistency
within the test cases. The corner frequencies of the filters were set to
1/10 the Nyquist frequency or
1/T - 2r(1/2T)t0.1)
9
so that
T = 1OT/n
While the value of T varies with T, it is not a critical value in the .cnse
that results depend on it; therefore, it is not a factor in the experimental
sense. The important aspect is that both classical first-order, low-pass
filters and pure time delays were used to determine effects arising from time
step size and time lags.
RESULTS
Data for the 32 cases resulting from the matrix were obtained and com-
pared with theoretical or predicted results (table 2). In acquiring the phase
data, it was immediatel y
 obvious that the results were statistical. The fre-
quency analyzer technique yielded consistent run-to-run magnitude results, but
the phase data varied considerably. Data for maximum and minimum phase values
for each case were collected as a result; both are listed in the table, except
four cases for which data were not collected. The predicted values are the
sums of the theoretical phases for the individual components in the hardware-
software loop. The ^n,,dels for the DAC, digital filters, and prefilter were
used with the values of T and f to obtain the prediction values.
CL.mparing the predicted values with the experimental results show y
 that
the experimental results follow fairl y
 well with the deterministicall y
 pre-
dicted values. From the models of the subsystems discussed here, only the
frequency analyzer-ADC interaction and the possibility of time lags in the
ADC-computer interaction are not included in the predicted values. The
former is a phase-related item and the latter is a time lag item. This idea
leads to a model for the difference or error between observed and calculated.
Letting
me
_ m + of
o
where Oe is the observed difference and mo is the phas? offset that would
represent phase-related effects. The product of is the portion of the error
correlated with frequency or relative to a delay time since, for a pure time
lag, the phase equals the product of frequency and the time lag. Figure 6
shows phase errors plotted against frequency along with the linear regression
fit to each of the two sets of data. Consider
OeMax 
= 0.12 - 2.307f
The constant indicates a phase offset of only 0.12°; this is not a large value
and will be ignored as being within the error of data observation. However,
the part correlated with frequency is interpreted to result from a time lag
TIO as
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TABLE 2.- THEORETICAL AND EXPERIMENTAL PHASE RESULTS
System phase, deg
Case
T,
msec
f,
Hz
G(z)
case
Pre-
filter
Predicted Measured
Max. I	 Min.
1 50	 1 1 0 -27.0 -29.4 -28.6
2 50	 1 2 0 -63.5 -65.7 -65.1
3 100	 1 1 0 -54.0 -56.3 -55.6
4 100	 1 2 0 -100.4 -.02.8 -102.0
5 50	 1 1 I -29.9 -32.4 -31.5
6 50	 1 2 I -66.4 -68.7 -67.9
7 100	 1 1 I -56.9 -59.2 -58.5
8 100	 1 2 I -103.3 -105.5 -104.8
9 50	 2 1 0 -54.0 -58.5 -57.1
10 50	 2 2 0 -100.4 -104.8 -103.2
11 100	 2 i 0 -108.0 -112.9 -110.8
12 100	 2 2 0 -149.9 -154.7 -152.6
13 50	 2 1 I -59.8 -64.4 -62.8
14 50	 2 2 I -106.3 -110.6 -108.9
15 100	 2 1 I -113.8 -118.4 -116.3
16 100	 2 2 I -155.7 -160.6 -158.4
17 40	 1.25 1 0 -27.0 -29.8 -29.2
18 40	 1.25 2 0 -63.5 -65.8 --
19 80	 1.25 1 0 -54.0 -56.8 -56.2
20 80	 1.25 2 0 -100.4 -102.7 --
21 40	 11.25 1 I -30.6 -33.5 --
22 40	 1.25 2 I -67.3 -69.6 -69.2
23 80	 1.25 1 I -57.6 -60.0 --
24 80	 1.25 2 I -104.0 -106.6 -106.2
25 40	 2.5 1 0 -54.0 -59.5 -58.3
26 40	 2.5 2 0 -100.4 -105.7 -104.4
27 80	 2.5 1 0 -108.0 -113.8 -112.2
28 80	 2.5 2 0 -149.9 -155.4 -154.0
29 40	 2.5 1 1 -61.2 -66.9 -65.7
30 40	 2.5 2 I -107.6 -113.1 -112.0
31 80	 2.5 1 1 -115.2 -121.3 -119.4
32 80	 2.5 2 I -157.1 -162.5 -161.0
11
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Figure 6.- Linear regression fits to error data.
-2.301f = 360°TlOf
'MIN
IM
or
Similarlv, for Smin
Thus a lag of 4 to 6
no appreciable phase
interaction.
TIO = 6.4 ...nec
0.09 - 1.6:3f, the lag is obtained as T IO - 4.5 msec.
msec apparently exists within the simulation loop, but
offset is apparent from the frequency analyzer-ADC
CONCLUSIONS
The goal of this study was to determine whether the VMS simulation com-
puter s y stem could be verified using an experimental approach with a frequency
analyzer. By carefull y structuring the experiment and modeling the components,
12
the overall phase of the simulation loop is both predicted and determined
experimentally. The results indicate that the technique can be used
successfully.
The differences between the predicted and measured values lend themselves
to a statistical analysis which indicates that the computer hardware and soft-
ware configuration imparts a time li.:q of approximately 5 msec to simulations
oil
	
facility. This value is relatively small since naive use of the
facility can produce 8 msec by unintentional use of an ADC prefilter or as
much as 40 to 50 msec with poor progranuning techniques. Such errors would be
detected easily through the use of this technique.
13
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APPENDIX
EFFECTS OF ADC ON FREQUENCY ANALYZER
The phase and gains produced by the frequency analyzer used in this test
were derived on the basis that a sine wave input to a system will yield a sine
wave output that may be represented as a sum of sine and cosine waves. Thus,
vo = M sin(wT + m)
(Al)
- A cos WT + B sin WT
where
M = (A 2 + B2)1/2
m - arctan A/B
The frequency analyzer actually determines A and B first, then calcu-
lates M and ;. The procedure is directly from Fourier series analysis which
yields
21f/W
A	
n	
vo sin WT	 (A2)f
0
and
r n / w
B = n J	 vO cos wt	 (A 3)
The frequency analyzer does not perform continuous integration but uses
a simple quadrature formulation. The period of integration (summations) is
one full cycle of the frequency.
The ADC has the effect of creating copies of the signal input to it as
described earlier in the text. For a sine wave input, its sampled version is
vT E sin^w + Tn^ r
n=0
The DAC effect on the spectra is to attempt to filter out all components
except n = 0. However, the outl . ut contains traces of the other components as
vO	 Mn s in r(w + Tn ) T+ Qn l
n-0
	
L\	 J
14
which may be written as
vo 	[An isn (w + L_ + bn cos (w + 2Tn)J(A4
n-
0``
This signal, vol is the one applied to the frequency analyzer equations.
Before performing the Fourier series integrations, it is useful to consider
the particular frequencies used in the experiment. The computer frame time
T was always chosen so that its frequency was a multiple of w. It was
formulated as T - kn / 1OOw. Thus the spectral locations are determined as
W + 2Tn = w (1 + 100n)
	
(A5)
The parameter k represents the number of computer sampling periods
occurring for each period of the input frequency w. Values of either 10 or
20 used in this test make the frequencies of the spectra odd multiples of w
so that
w^l + 2OOn) = i
nw
	 (A6)
where the in are all odd integers. When vo from equation (A4) is substi-
tuted into (A2), the fact that the integral of odd functions over the interval
is zero leaves only
A w f
2n /w
 
sin wT E a i sin inwT dt
n	 n-0
Using the fact that i n is odd leaves
A - W f2r/w ao sin Z wT = ao
7
Similarly, B - bo.
Thus the frequency analyzer theoretically finds the amplitudes r,. the
sine and cosine of the primary frequency only. None of the repeated spectra
are used to compromise the calculation of the frequency response of the s- tem
analvzed at frequency W. It must be stressed that this is not a general
result, but is true when the particular input sine wave frequencies and com-
puter frame times are selected carefully.
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